Texas Instruments TMS320TCI648x - Manual (Page 225)

www.ti.com
5.86 Port n Error Capture CSR 2 (SPn_ERR_CAPT_DBG2)
SRIO Registers
Each of the four ports is supported by a register of this type (see Table 166 ). SPn_ERR_CAPT_DBG2 is
shown in Figure 149 and described in Table 167 .
Table 166. SPn_ERR_CAPT_DBG2 Registers and the Associated Ports
Register Address Offset Associated Port
SP0_ERR_CAPT_DBG2 2050h Port 0
SP1_ERR_CAPT_DBG2 2090h Port 1
SP2_ERR_CAPT_DBG2 20D0h Port 2
SP3_ERR_CAPT_DBG2 2110h Port 3
Figure 149. Port n Error Capture CSR 2 (SPn_ERR_CAPT_DBG2)
31 0
CAPTURE1
R-00000000h
LEGEND: R = Read only; -n = Value after reset
Table 167. Port n Error Capture CSR 2 (SPn_ERR_CAPT_DBG2) Field Descriptions
Bit Field Value Description
31–0 CAPTURE1 00000000h Bytes 4 to 7 of the packet header that corresponds to the error
to
FFFFFFFFh
SPRUE13A – September 2006 Serial RapidIO (SRIO) 225
Submit Documentation Feedback