Panasonic MN103001G/F01K - Manual (Page 11)

iii
5. Operating Mode
5.1 Overview ........................................................................................................................ 5-2
5.2 Reset Mode .................................................................................................................... 5-3
5.3 Low Power Mode ........................................................................................................... 5-4
6. Clock Generator
6.1 Overview ........................................................................................................................ 6-2
6.2 Features .......................................................................................................................... 6-2
6.3 Block Diagram ............................................................................................................... 6-2
6.4 Description of Operation ................................................................................................ 6-3
6.4.1 Input Frequency Setting ................................................................................ 6-3
6.4.2 Internal Clock Supply ................................................................................... 6-3
7. Internal Memory
7.1 Overview ........................................................................................................................ 7-2
7.2 Features .......................................................................................................................... 7-2
7.3 Internal Memory Configuration ..................................................................................... 7-3
8. Bus Controller (BC)
8.1 Overview ........................................................................................................................ 8-2
8.2 Features .......................................................................................................................... 8-2
8.3 Bus Configuration .......................................................................................................... 8-3
8.4 Block Diagram ............................................................................................................... 8-3
8.5 Pin Functions ................................................................................................................. 8-5
8.6 Description of Registers ................................................................................................. 8-7
8.6.1 Memory Block 0 Control Register ................................................................ 8-8
8.6.2 Memory Block 1 Control Register .............................................................. 8-10
8.6.3 Memory Block 2 Control Register .............................................................. 8-14
8.6.4 Memory Block 3 Control Register .............................................................. 8-19
8.6.5 DRAM control register ............................................................................... 8-22
8.6.6 Refresh count register ................................................................................. 8-23
8.6.7 Page Row Address Register ........................................................................ 8-24
8.6.8 Clock Control Register ............................................................................... 8-24
8.7 Space Partitioning ........................................................................................................ 8-26
8.8 Operation Clocks ......................................................................................................... 8-28
8.9 Mode Settings .............................................................................................................. 8-28
8.10 Bus Cycle ..................................................................................................................... 8-29
8.11 Store Buffer .................................................................................................................. 8-30
8.12 Accessing the Internal I/O Space ................................................................................. 8-31
8.13 External Memory Space Access
(Non-DRAM Spaces) .................................................................................... 8-32
8.13.1 16-bit Bus with Fixed Wait States, in Synchronous Mode
and in Address/Data Separate Mode ........................................................... 8-33