Measurement Computing ADAC-LVi - Manual (Page 49)

Chapter 2 Utility Analog Input VIs
ADAC LabVIEW VI 43
$'$& $, &RQW 6FDQ FRQ¶W
Trigger Source Signal (0:falling) Trigger Source Signal is a numeric value that
sets the hardware triggering source signal. The available options are:
0:FALLING_EDGE Trigger on the falling edge of an event.
1:RISING_EDGE Trigger on the rising edge of an event.
The default Trigger Source Signal is 0:FALLING_EDGE
Trigger Rate (100) Trigger Rate is a double value that specifies rate at which
on-board triggers occur per second. This parameter is used when the trigger
source is set to an on-board triggering source such as CTR1.
Post Sample Count PostSampleCount specifies the number of samples to be
obtained after an ABOUT TRIGGER mode trigger. This value typically ranges
from 1 to 65535 samples. See your specific hardware capabilities for exact
sample ranges.
Cycle Mode (Single:0) Cycle Mode is a numeric value that sets the software cycle
operation mode. Data can be collected in a single scan (SINGLE_CYCLE) filling buffer
0-n and then stopping acquisition or collected continuously (CONTINUOUS_CYCLE)
filling buffers 0-n repeatedly. The available options are:
0:SINGLE_CYCLE Complete acquisition scan of 0-n buffers and stop. Supported by all
A/Ds.
1:CONTINUOUS_CYCLE Restart acquisition, repeatedly loop on 0-n buffers.
Supported by
A/D's with DMA, Interrupt or FIFO capabilities.
For CONTINUOUS_CYCLE the Clock Source can not be set to
SOFTWARE_CONVERT or an error will be generated immediately.
The default Cycle Mode is 0:SINGLE_CYCLE.
Iteration (init:0) Iteration controls when the ADAC-LVi device subsystem allocation
and device initialization is performed. If iteration is 0, the VI allocates the device and
initializes it with the hardware specifications connected to the VI. The VI then starts the
acquisition and reads the data. If iteration is greater than zero, then VI assumes that the
current configuration is valid and starts the acquisition, then reads the data.