Clock, Frequency control, Clock control – Zilog Z86193 User Manual
Page 31
Z8
®
CPU
User Manual
UM001604-0108
Clock
24
Clock
Z8
®
CPU derives its timing from on-board clock circuitry connected to pins XTAL1 and
XTAL2. The clock circuitry consists of an oscillator, a divide-by-two shaping circuit, and
a clock buffer.
displays the clock circuitry. The oscillator’s input is XTAL1 and
its output is XTAL2. The clock can be driven by a crystal, a ceramic resonator, LC clock,
RC, or an external clock source.
Frequency Control
In some cases, the Z8 CPU has an EPROM/OTP option or a Mask ROM option bit to
bypass the divide-by-two flip flop in
. This feature is used in conjunction with
the low EMI option. When low EMI is selected, the device output drive and oscillator
drive is reduced to approximately 25 percent of the standard drive and the divide-by-two
flip flop is bypassed such that the XTAL clock frequency is equal to the internal system
clock frequency. In this mode, the maximum frequency of the XTAL clock is 4 MHz.
Refer to specific product specification for availability of options and output drive charac-
teristics.
Clock Control
In some cases, the Z8 CPU offers software control of the internal system clock via pro-
gramming register bits. The bits are located in the Stop Mode Recovery Register in
Expanded Register File Bank F, Register
0Bh
. This register selects the clock divide value
and determines the mode of Stop Mode Recovery (see
specific product specification for availability of this feature/register.
Figure 12. Z8
®
CPU Clock Circuit
÷
2
OSC
XTAL2
Internal
Buffer
XTAL1
Clock
- Z86233 Z86243 Z86733 Z86743 Z86C02 Z86C04 Z86C08 Z86C15 Z86C21 Z86C30 Z86C31 Z86C33 Z86C36 Z86C40 Z86C43 Z86C61 Z86C62 Z86C63 Z86C65 Z86C83 Z86C90 Z86C91 Z86C93 Z86C96 Z86E02 Z86E03 Z86E04 Z86E06 Z86E07 Z86E08 Z86E15 Z86E21 Z86E30 Z86E31 Z86E33 Z86E34 Z86E40 Z86E43 Z86E44 Z86E61 Z86E63 Z86E83 Z86K15 Z86L02 Z86L04 Z86L08 Z86L16 Z8E000 Z8E001 Z8PE003