beautypg.com

Rainbow Electronics DS2152 User Manual

Page 4

background image

DS2152

031897 4/79

DS2152 ENHANCED T1 SINGLE–CHIP TRANSCEIVER Figure 1–1

8

7

4

3

4

B8ZS Decoder

BPV Counter

Synchronizer

Alarm Detection

Loop Code Detector

CRC/Frame Error Count

One’s Density Monitor

Signaling Extraction

Channel Marking

Per–Channel Code Insert

AIS Generation

B8ZS Encode

One’s Density Enforcer

Yellow Alarm Generation

CRC Generation

F–Bit Insertion

Loop Code Generation

FDL Insertion

Clear Channel

Signaling Insertion

Per–Channel Loopback

Per–Channel Code Insert

Peak Detect

Filter

Line Drivers

LIUC

TPOSO
TCLKO
TNEGO

TNEGI
TCLKI
TPOSI

INT

D0 to D7/AD0 to AD7

MUX

A0 to A6

ALE(AS)/A7

RD(DS)

WR(R/W)

BTS

CS

TEST

RCL

RCLK

RLOS/LOTC

8MCLK

RLINK

RLCLK

RCHBLK

RCHCLK

RSIGF

RSIG

RSER

RSYNC

RMSYNC

RFSYNC

RDA

T

A

TSYNC

TSEO

TDA

T

A

TSSYNC

TSYSCLK

TSER

TSIG

TCLK

TCHBLK

TCHCLK

TLINK

TLCLK

RSYSCLK

8.192 MHz Clock

Synthesizer

Signaling

Buf

fer

Hardware

Signaling

Insertion

BOM Detection

FDL

Extraction

16 Byte Buf

fer

Elastic

T

iming Control

Store

Sync Control

Elastic

Store

T

iming Control

FDL

Insertion

16–Byte Buf

fer

BOM Generation

LOTC

mux

sync

clock

data

sync

clock

data

Receive Side Framer

T

ransmit Side Formatter

Payload Loopback

Framer Loopback

Remote Loopback

mux

mux

LIUC

Jitter Attenuation

(Can be placed in either tramsmit or receive path)

Local Loopback

Paralle

and

T

est Control Port

(routed to all blocks)

LIU AIS Generation

CSU Filters

Wave Shaping

Clock/Data

Recovery

Power Connections

24.7MHz

VCO/PLL

1.544

MHz

12.352 MHz

Clock/

Cystral

Interface

RPOSI

RCLKI

RNEGI

RNEGO

RCLKO

RPOSO

8XCLK

XTALD

MCLK

R

VDD

DVDD

TVDD

R

VSS

DVSS

TVSS

RRING

R

TIP

TRING

TTIP