Texas Instruments TMS320C67X/C67X+ DSP User Manual
Page 8
![background image](/manuals/208542/8/background.png)
Contents
viii
SPRU733
Contents
MPYI (Multiply 32-Bit by 32-Bit Into 32-Bit Result)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MPYID (Multiply 32-Bit by 32-Bit Into 64-Bit Result)
. . . . . . . . . . . . . . . . . . . . . . . . . . .
MPYLH (Multiply Signed 16 LSB by Signed 16 MSB)
. . . . . . . . . . . . . . . . . . . . . . . . . .
MPYLHU (Multiply Unsigned 16 LSB by Unsigned 16 MSB)
. . . . . . . . . . . . . . . . . . . .
MPYLSHU (Multiply Signed 16 LSB by Unsigned 16 MSB)
. . . . . . . . . . . . . . . . . . . . .
MPYLUHS (Multiply Unsigned 16 LSB by Signed 16 MSB)
. . . . . . . . . . . . . . . . . . . . .
MPYSP (Multiply Two Single-Precision Floating-Point Values)
. . . . . . . . . . . . . . . . . .
MPYSPDP (Multiply Single-Precision Floating-Point Value by
Double-Precision Floating-Point Value)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MPYSP2DP (Multiply Two Single-Precision Floating-Point Values for
Double-Precision Result)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MPYSU (Multiply Signed 16 LSB by Unsigned 16 LSB)
. . . . . . . . . . . . . . . . . . . . . . . .
MPYU (Multiply Unsigned 16 LSB by Unsigned 16 LSB)
. . . . . . . . . . . . . . . . . . . . . . .
MPYUS (Multiply Unsigned 16 LSB by Signed 16 LSB)
. . . . . . . . . . . . . . . . . . . . . . . .
MV (Move From Register to Register)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MVC (Move Between Control File and Register File)
. . . . . . . . . . . . . . . . . . . . . . . . . .
MVK (Move Signed Constant Into Register and Sign Extend)
. . . . . . . . . . . . . . . . . . .
MVKH and MVKLH (Move 16-Bit Constant Into Upper Bits of Register)
MVKL (Move Signed Constant Into Register and
Sign Extend—Used with MVKH)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NEG (Negate)
NOP (No Operation)
NORM (Normalize Integer)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NOT (Bitwise NOT)
OR (Bitwise OR)
RCPDP (Double-Precision Floating-Point Reciprocal Approximation)
RCPSP (Single-Precision Floating-Point Reciprocal Approximation)
RSQRDP (Double-Precision Floating-Point Square-Root
Reciprocal Approximation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
RSQRSP (Single-Precision Floating-Point Square-Root
Reciprocal Approximation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SADD (Add Two Signed Integers With Saturation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
SAT (Saturate a 40-Bit Integer to a 32-Bit Integer)
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
SET (Set a Bit Field)
SHL (Arithmetic Shift Left)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SHR (Arithmetic Shift Right)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SHRU (Logical Shift Right)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SMPY (Multiply Signed 16 LSB by Signed 16 LSB With
Left Shift and Saturation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SMPYH (Multiply Signed 16 MSB by Signed 16 MSB With
Left Shift and Saturation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SMPYHL (Multiply Signed 16 MSB by Signed 16 LSB With
Left Shift and Saturation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SMPYLH (Multiply Signed 16 LSB by Signed 16 MSB With
Left Shift and Saturation)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SPDP (Convert Single-Precision Floating-Point Value to
Double-Precision Floating-Point Value)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .