Altera High-Speed Development Kit, Stratix GX Edition User Manual

Page 92

Text mode
Original mode

7–10

Quartus II Version 3.0

Altera Corporation

Standard Tests

High-Speed Development Kit, Stratix GX Edition User Guide

Figure 7–5. Stratix GX Top-Level BDF

Figure 7–6. Stratix Top-Level BDF

The system clock is generated by an enhanced PLL using the on-board
33.33-MHz crystal oscillator as the reference clock. The PLL generates a
105-MHz clock to clock all of the data generation logic and serve as the
reference for the LVDS transmitter on the Stratix GX device.