Altera High-Speed Development Kit, Stratix GX Edition User Manual
Page 27
Altera Corporation
Quartus II Version 3.0
3–5
Board Setup
Power Up the Board & View the XCVR Eye
Figure 3–2. Eye Pattern for CSA8000
12. Stratix GX devices can dynamically control the transceiver’s VOD
and pre-emphasis settings. To view this control, perform the
following steps.
a.
Press the adjust pre-emphasis pushbutton (S4). You should see
the pre-emphasis change on the oscilloscope. There are 6 pre-
emphasis settings: pressing S4 5 times in succession cycles
through the settings. Pressing S4 a sixth time sets the
transceiver back to the original setting. The value of the setting
is indicated by the left digit of the Stratix GX seven segment
display (D9).
b.
Press the adjust VOD pushbutton (S5). You should see the VOD
change on the oscilloscope. There are 6 VOD settings: pressing
S5 5 times in succession cycles through the settings. Pressing S5
a sixth time sets the transceiver back to the original setting. The
value of the setting is indicated by the right digit of the Stratix
GX seven segment display (D9).
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)