Altera High-Speed Development Kit, Stratix GX Edition User Manual
Page 47
Altera Corporation
Quartus II Version 3.0
5–3
Perform the Production Diagnostic Tests
Set Up the Board
4.
Install six short SMA cables to the DPA SMA connectors:
●
Connect DPA_CLKOUT (P & N) to DPA_CLKIN
●
Connect DPA_TX0 (P & N) to DPA_RX0
●
Connect DPA_TX1 (P & N) to DPA_RX1
1
Take care to connect the cables to the proper connectors and
ensure that the cables are completely seated.
Figure 5–3. Connect the Short SMA Cables for the SS DPA test
5.
Install eight SMA cables to the transceiver SMA connectors as
shown in Figures 5–4 and 5–5. Do not overtighten the connectors
(using your fingers is good enough). Connect TX_P[3:0] to
RX_P[3:0] and TX_N[3:0] to RX_N[3:0].
1
Take care to connect the cables to the proper connectors
(there are 2 sets of connectors, 8 vertical launch and 8 edge
launch). Channels 0 and 1 are the edge launch and Channels
2 and 3 are the vertical launch connectors.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)