Run the stratix gx sfp xcvr loopback test – Altera High-Speed Development Kit, Stratix GX Edition User Manual
Page 41
Altera Corporation
Quartus II Version 3.0
4–13
Run the Preloaded Diagnostic Tests
Stratix GX SFP XCVR Loopback
Figure 4–7. Attach the XCVR SFP Loopback Cards
4.
Set the board’s switches as shown in Table 4–1 for this test.
5.
Supply power to the board.
6.
Confirm that the Stratix GX device has finished configuration (the
GX_CONF_DONE (D7) LED illuminates).
Run the Stratix GX SFP XCVR Loopback Test
Perform the following steps to run the test.
1.
Set Stratix GX user dipswitches 5 and 6 to the down position to set
the XCVR setting to SFP.
2.
Press the reset pushbutton switch (GX_DEV CLR) to initialize the
design. The GX_DEV_CLR LED illuminates.
3.
Press the start pushbutton switch (GX PB0). Several LEDs
illuminate.
●
LED0, LED1, LED2, and LED3 are the match lights on a per
channel basis. They illuminate if the test is successful.
●
LED4 indicates that the test is running.
●
LED5 is the error signal.
4.
Press the stop pushbutton switch (GX PB1) to stop the device from
transmitting.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)