Storing store1 phase signal, Storing store2 phase signal, Function library – Lenze EVS9332xS User Manual
Page 226

Function library
Function blocks
3.2.62
Storage block (STORE)
3−174
l
EDSVS9332S−EXT EN 2.0
3.2.62.2
Storing STORE1 phase signal
A phase signal is created from a speed signal at STORE1−IN. The following sequence shows, in
addition to storing, the options of signal output
l
The actual phase signal is output at STORE1−ACT.
1. A LOW−HIGH edge at the TP input E5 stores the last phase signal and outputs it at
STORE1−PH1.
2. STORE1−ENTP = LOW−HIGH edge enables the TP input E5 for the next triggering.
3. A renewed LOW−HIGH edge at the TP input E5 stores the last phase signal.
– STORE1−PH1 outputs this last phase signal.
– STORE1−PH2 outputs the last but one phase signal.
– STORE1−PHDIFF outputs the difference of STORE1−PH1 and STORE1−PH2.
l
STORE1−RESET = HIGH resets memory, counter and integrators and activates the TP input
for triggering.
Output of the difference between both phase signals stored
l
A two−stage counter controls the output to STORE1−PHDIFF.
l
Every second triggering via the TP input results in a new output to STORE1−PHDIFF.
l
STORE1−LOAD0 = HIGH resets the counter.
Additional control
1. STORE1−LOAD1 = LOW−HIGH edge, sets the counter to the first stage (preparation for the
output to STORE1−PHDIFF).
2. Triggering via TP input E5 sets the counter to the second stage (output to STORE1−PHDIFF is
done).
Tip!
If STORE1−LOAD1 is set cyclically, STORE1−PHDIFF outputs a new difference signal after every
triggering.
3.2.62.3
Storing STORE2 phase signal
A phase signal is created from a speed signal at MCTRL−PHI−ACT. The following sequence shows,
in addition to storing, the options of signal output.
l
The actual phase signal is output to STORE2−ACT.
1. A LOW−HIGH edge at the TP input E4 stores the last phase signal and outputs it at
STORE2−PH1.
2. STORE2−ENTP = LOW−HIGH edge activates the TP input E4 for the next triggering.
3. A renewed LOW−HIGH edge at the TP input E4 stores the last phase signal.
– STORE2−PH1 outputs this last phase signal.
– STORE2−PH2 outputs the last but one phase signal.
l
STORE2−RESET = HIGH resets the memory and integrator and activates the TP input E4 for
triggering.