21 pll status (15h), Cs8422 – Cirrus Logic CS8422 User Manual
Page 61
DS692F2
61
CS8422
Indicates that the PC byte has changed from its previous value. If the IEC61937 bit in the Format Detect
Status register goes high, it will cause a PCCH interrupt even if the PC byte hasn’t changed since the last
time the IEC61937 bit went high.
OSLIP - Serial audio output port data slip interrupt
When the serial audio output port is in slave mode, and OLRCK is asynchronous to the port data source,
this bit will go high every time a data sample is dropped or repeated. See
for more information.
DETC - D to E C-buffer transfer interrupt.
Indicates the completion of a D to E C-buffer transfer. See “Channel Status Buffer Management” on page
53.
CCH - C-Data change.
Indicates that the current 10 bytes of channel status is different from the previous 10 bytes. (5 bytes per
channel)
RERR - A receiver error has occurred.
The Receiver Error register may be read to determine the nature of the error which caused the interrupt.
QCH – A new block of Q-subcode is available for reading.
The data must be read within 588 AES3 frames after the interrupt occurs to avoid corruption of the data
by the next block.
FCH – Format Change
Goes high when the PCM, IEC61937, DTS_LD, DTS_CD, or DGTL_SIL bits in the Format Detect Status
register transition from 0 to 1. When these bits in the Format Detect Status register transition from 1 to 0,
an interrupt will not be generated.
SRC_UNLOCK - SRC Unlock condition.
Indicates that the SRC has lost the ability to output valid data
11.21 PLL Status (15h)
RX_ACTIVE - Receiver Active
This bit is a level-signal version of the ACTIVE bit in register 13h.
ISCLK_ACTIVE- ISCLK Active
0 - There is no toggling on the ISCLK pin, or the frequency of toggling is less than 36 kHz on the ISCLK
pin.
1 - There is toggling at a frequency of at least 1.536 MHz on the ISCLK pin.
PLL_LOCK -
0 - The PLL has not achieved lock.
1 - The PLL, driven by either an AES3 or ISCLK input, has achieved lock.
7
6
5
4
3
2
1
0
RX_ACTIVE
ISCLK
ACTIVE
PLL_LOCK
96KHZ
192KHZ
Reserved
Reserved
Reserved