beautypg.com

2 frame receive procedure, 3 configuration – Rainbow Electronics AT86RF231 User Manual

Page 102

background image

102

8111A–AVR–05/08

AT86RF231

9.1.2

Frame Receive Procedure

The frame receive procedure including the radio transceiver setup for reception and reading
PSDU data from the Frame Buffer is described in

Section 10.1 “Frame Receive Procedure” on

page 126

.

9.1.3

Configuration

In Basic Operating Mode the receiver is enabled by writing command RX_ON to register bits
TRX_CMD (register 0x02, TRX_STATE) in states TRX_OFF or PLL_ON. Similarly in Extended
Operating Mode, the receiver is enabled for RX_AACK operation from states TRX_OFF or
PLL_ON by writing the command RX_AACK_ON. There is no additional configuration required
to receive IEEE 802.15.4 compliant frames when using the Basic Operating Mode. However, the
frame reception in the Extended Operating Mode requires further register configurations, for
details refer to

Section 7.2 “Extended Operating Mode” on page 47

.

The AT86RF231 receiver has an outstanding sensitivity performance of -101 dBm. At certain
environmental conditions or for High Data Rate Modes, refer to

Section 11.3 “High Data Rate

Modes” on page 137

, it may be useful to manually decrease this sensitivity. This is achieved by

adjusting the synchronization header detector threshold using register bits RX_PDT_LEVEL
(register 0x15, RX_SYN). Received signals with an RSSI value below the threshold do not acti-
vate the demodulation process.

Furthermore, it may be useful to protect a received frame against overwriting by subsequent
received frames.

A Dynamic Frame Buffer Protection is enabled with register bit RX_SAFE_MODE (register
0x0C, TRX_CTRL_2) set, see

Section 11.8 “Dynamic Frame Buffer Protection” on page 154

.

The receiver remains in RX_ON or RX_AACK_ON state until the whole frame is read by the
microcontroller, indicated by /SEL = H during the SPI Frame Receive Mode. The Frame Buffer
content is only protected if the FCS is valid.

A Static Frame Buffer Protection is enabled with register bit RX_PDT_DIS (register 0x15,
RX_SYN) set. The receiver remains in RX_ON or RX_AACK_ON state and no further SHR is
detected until the register bit RX_PDT_DIS is set back.