12 udc status/interrupt register 1 (usir1), 1 endpoint 8 interrupt request (ir8), 2 endpoint 9 interrupt request (ir9) – Intel PXA255 User Manual
Page 441: 3 endpoint 10 interrupt request (ir10), 12 udc status/interrupt register 1 (usir1) -41, Usir1 bit definitions -41, Table 12-23
Intel® PXA255 Processor Developer’s Manual
12-41
USB Device Controller
12.6.12
UDC Status/Interrupt Register 1 (USIR1)
12.6.12.1
Endpoint 8 Interrupt Request (IR8)
The interrupt request bit is set if the IM8 bit in the UDC interrupt control register is cleared and the
IN packet complete (TPC) or Transmit Underrun (TUR) in UDC endpoint 8 control/status register
is set. The IR8 bit is cleared by writing a 1 to it.
12.6.12.2
Endpoint 9 Interrupt Request (IR9)
The interrupt request bit is set if the IM9 bit in the UDC interrupt control register is cleared and the
OUT packet ready (RPC) or receiver overflow (ROF) in the UDC endpoint 9 control/status register
or the Isochronous Error Endpoint 9 (IPE9) in the UFNHR are set. The IR9 bit is cleared by writing
a 1 to it.
12.6.12.3
Endpoint 10 Interrupt Request (IR10)
The interrupt request bit is set if the IM10 bit in the UDC interrupt control register is cleared and
the IN packet complete (TPC) or in UDC endpoint 10 control/status register is set. The IR10 bit is
cleared by writing a 1 to it.
Table 12-23. USIR1 Bit Definitions
0x 4060_005C
USIR1
USB Device Controller
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
reserved
IR
15
IR
14
IR
13
IR
12
IR
1
1
IR
10
IR
9
IR
8
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
0
0
0
0
0
0
0
0
Bits
Name
Description
31:8
—
reserved
7
IR15
Interrupt Request Endpoint 15 (read/write 1 to clear)
1 = Endpoint 15 needs service.
6
IR14
Interrupt Request Endpoint 14 (read/write 1 to clear)
1 = Endpoint 14 needs service.
5
IR13
Interrupt Request Endpoint 13 (read/write 1 to clear)
1 = Endpoint 13 needs service.
4
IR12
Interrupt Request Endpoint 12 (read/write 1 to clear)
1 = Endpoint 12 needs service.
3
IR11
Interrupt Request Endpoint 11 (read/write 1 to clear)
1 = Endpoint 11 needs service.
2
IR10
Interrupt Request Endpoint 10 (read/write 1 to clear)
1 = Endpoint 10 needs service.
1
IR9
Interrupt Request Endpoint 9 (read/write 1 to clear)
1 = Endpoint 9needs service.
0
IR8
Interrupt Request Endpoint 8 (read/write 1 to clear)
1 = Endpoint 8 needs service.