beautypg.com

11 scratchpad register (spr), 3 fifo interrupt mode operation, 1 receive interrupt – Intel PXA255 User Manual

Page 377: 2 character timeout indication interrupt, 3 fifo interrupt mode operation -21, Spr bit definitions -21

11 scratchpad register (spr), 3 fifo interrupt mode operation, 1 receive interrupt | 2 character timeout indication interrupt, 3 fifo interrupt mode operation -21, Spr bit definitions -21 | Intel PXA255 User Manual | Page 377 / 598 11 scratchpad register (spr), 3 fifo interrupt mode operation, 1 receive interrupt | 2 character timeout indication interrupt, 3 fifo interrupt mode operation -21, Spr bit definitions -21 | Intel PXA255 User Manual | Page 377 / 598
See also other documents in the category Intel Acoustics: