Initialvfs and totalvfs registers – Altera Stratix V Avalon-ST User Manual
Page 95
Bits
Register Description
Default Value
Access
[31:2]
Reserved
0
Default Value
RO
Table 5-30: SR-IOV Control and Status Registers - 0x188
Bits
Register Description
Default Value
Access
[0]
VF Enable
0
RW
[1]
VF Migration Enable. Not implemented.
0
RO
[2]
VF Migration Interrupt Enable. Not implemented.
0
RO
[3]
VF Memory Space Enable
0
RW
[4]
ARI Capable Hierarchy
0
RW
[15:5]
Reserved
0
RO
[31:16]
SR-IOV Status Register. Not implemented
0
RO
InitialVFs and TotalVFs Registers
Table 5-31: InitialVFs and TotalVFs Registers - 0x18C
Bits
Description
Default Value
Access
[15:0]
InitialVFs. Specifies the initial number of VFs configured for this
PF.
Same value as
TotalVFs
RO
[31:16]
TotalVFs. Specifies the total number of VFs attached to this PF.
Set in Qsys
RO
Table 5-32: Function Dependency Link and NumVFs Registers - 0x190
Bit Location
Description
Default Value
Access
[15:0]
NumVFs. Specifies the number of VFs enabled for this PF.
0
RW
[31:16]
Function Dependency Link
0
RO
UG-01097_sriov
2014.12.15
InitialVFs and TotalVFs Registers
5-21
Registers
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)