Getting started with the sr-iov dma example design – Altera Stratix V Avalon-ST User Manual
Page 12
Getting Started with the SR-IOV DMA Example
Design
2
2014.12.15
UG-01097_sriov
The SR-IOV example design consists of an SR-IOV bridge configured for one Physical Function (PF) and
four Virtual Functions (VFs). Each VF connects to a read DMA and a write DMA engine. The examples
design simulates the Transaction, Data Link, and Physical Layers using the Altera Root Port BFM. It also
supports Quartus II compilation.
The SR-IOV Qsys example design includes three Qsys subsystems. The top-level Qsys system comprises
the following components:
• DUT: This is the Stratix VHard IP for PCI Express with SR-IOV.
• APPs: This component is a Qsys subsystem that implements a highly efficient DMA engine. Each VF
has separate descriptor controllers for read DMA and write DMA descriptors. The read DMA and
write DMA routers arbitrate requests from the descriptor controllers. They forward the selected
request to the read DMA and write DMA modules. The read DMA transfers large blocks of data from
the Avalon-ST (SR-IOV) domain to the Avalon-MM (Qsys). The write DMA Write module transfers
large blocks of data from the Avalon-MM domain to the Avalon-ST domain. Refer to the SR-IOV
Example Design Block Diagram block diagram below.
In addition to high performance data transfer, the Read DMA and Write DMA modules ensure that
the requests on the PCI link adhere to the PCI Express Base Specification, 3.0. The read and write DMA
modules also perform the following functions:
• Divide the original request into multiple requests to avoid crossing 4KByte boundaries.
• Divide the original request into multiple requests to ensure that the maximum payload size is equal
to or smaller than the maximum payload size for write.
• Divide the original request into multiple requests to ensure that the maximum read size is equal to
or smaller than the maximum read request size.
• Supports out-of-order completions when the original request is divided into multiple requests to
adhere to the maximum payload size.
• Altera PCIe Reconfig Driver IP Core: This Avalon-MM master drives the Transceiver Reconfiguration
Controller.
• Transceiver Reconfiguration Controller IP Core: The Transceiver Reconfiguration Controller
dynamically reconfigures analog settings to improve signal quality. For Gen1 and Gen2 data rates, the
Transceiver Reconfiguration performs offset cancellation and PLL calibration. For the Gen3 data rate,
the pcie_reconfig_driver_0 performs AEQ through the Transceiver Reconfiguration Controller.
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134