Altera Stratix V Avalon-ST User Manual
Page 90
Advanced Error Reporting (AER) Enhanced Capability Header Register
Table 5-24: AER Enhanced Capability Header Register - 0x140 (ARI supported) or 0x100 (ARI not
supported)
Bits
Register Description
Default Value
Access
[15:0]
PCI Express Extended Capability ID
0x000E
RO
[19:16]
Capability Version
1
RO
[31:20]
Next Capability Pointer: Points to AER Capability. Its value is
depends on SR-IOV support, the number of VFs associated with
this PF, and the data rate:
• If SR-IOV support is enabled and at least one VF is attached to
this function, AER Next Cap = 0x180, which points to SR-IOV
Capability.
• Else if Gen3, AER Next Cap pointer = 0x200 which points to
Secondary PCI Express Capability.
• Otherwise, AER Next Pointer = NULL.
0x500
RO
5-16
Advanced Error Reporting (AER) Enhanced Capability Header Register
UG-01097_sriov
2014.12.15
Altera Corporation
Registers
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)