Seriallite ii clocking structure, Seriallite ii clocking structure –7, Xcvr – Altera SerialLite II IP Core User Manual
Page 61
Chapter 4: Functional Description
4–7
Clocks and Data Rates
January 2014
Altera Corporation
SerialLite II MegaCore Function
User Guide
SerialLite II Clocking Structure
through
show the MegaCore function clock structures, which
vary based on the configuration parameters.
Figure 4–6. Full-Featured Clock Structure
Note to
(1) Individual recovered clocks (one per channel).
slite2_top
XCVR
Word Aligner (&
Training Pattern
Detection),
[Link State
Machine]
TX Core
n-bit
n-bit
RX Core
n-bit
Atlantic
#n SLITE2
High
Speed
Links
#m SLITE2
High
Speed
Links
Atlantic
Atlantic
Atlantic
Regular
Priority
Priority
Regular
PComp_FIFO_0
Byte
serializer
Byte
serializer
PComp_FIFO_n-1
Byte
deserializer
Byte
deserializer
n-bit
rxrdp_clk
rxhpp_clk
txhpp_clk
txrdp_clk
rrefclk
rcvd_clk0
rcvd_clkn-1
trefclk
tx_coreclk
RREFCLK
mreset_n
Reset Sync
tx_coreclk
rcvd_clk_out[n-1:0]
(1)
Freq Off
Removal
Freq Off
Removal
ATLFIFO
ATLFIFO
ATLFIFO
ATLFIFO
rrefclk
rrefclk
Training
Generator [Link
State Machine]
TXPLL
tx_coreclk
tx_coreclk
tx_coreclk
tx_coreclk
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)