Maxim Integrated DS21Q55 - Manual (Page 86)

Product Preview DS21Q55
86 of 248 012103
Please contact [email protected] or search http://www.maxim-ic.com for updated
information.
Register Name:
RSCSE1 , RSCSE2 , RSCSE3 , RSCSE4
Register Description: Receive Signaling Change Of State Interrupt Enable
Register Address: 3Ch, 3Dh, 3Eh, 3Fh
(MSB) (LSB)
CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 RSCSE1
CH16 CH15 CH14 CH13 CH12 CH11 CH10 CH9 RSCSE2
CH24 CH23 CH22 CH21 CH20 CH19 CH18 CH17 RSCSE3
CH30 CH29 CH28 CH27 CH26 CH25 RSCSE4
Setting any of the CH1 through CH30 bits in the RSCSE1 through RSCSE4 registers will cause an
interrupt when that channel’s signaling data changes state.
Register Name:
RSINFO1, RSINFO2, RSINFO3, RSINFO4
Register Description: Receive Signaling Change Of State Information
Register Address: 38h, 39h, 3Ah, 3Bh
(MSB) (LSB)
CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 RSINFO1
CH16 CH15 CH14 CH13 CH12 CH11 CH10 CH9 RSINFO2
CH24 CH23 CH22 CH21 CH20 CH19 CH18 CH17 RSINFO3
CH30 CH29 CH28 CH27 CH26 CH25 RSINFO4
When a channel’s signaling data changes state, the respective bit in registers RSINFO1-4 will be set. If
the channel was also enabled as an interrupt source by setting the appropriate bit in RSCSE1–4, an
interrupt is generated. The bit will remain set until read.