beautypg.com

Table 7-56, Divisor latch lsb register (dll), if dlab=1, Table 7-57 – Artesyn iVPX7225 Installation and Use (April 2015) User Manual

Page 164: Divisor latch msb register (dlm), if dlab=1, Table 7-58, Logical device 0x74 reserved register, Table 7-59, Logical device 0x75 reserved register, Table 7-60, Logical device 0xf0 reserved register

background image

FPGA Registers

iVPX7225 Installation and Use (6806800S11C)

145

.

Table 7-56 Divisor Latch LSB Register (DLL), if DLAB=1

IO Address: Base

Bit #

Description

Default

Access

7:0

Division Latch LSB (DLL)

Cold Reset: 0

R/W

Table 7-57 Divisor Latch MSB Register (DLM), if DLAB=1

IO Address: Base +1

Bit #

Description

Default

Access

7:0

Divisor Latch MSB (DLM)

Cold Reset: 0

R/W

Table 7-58 Logical Device 0x74 Reserved Register

Index Address: Base 0x74

Bit #

Description

Default

Access

7:0

Reserved

0x04

LPC:R

Table 7-59 Logical Device 0x75 Reserved Register

Index Address: Base 0x75

Bit #

Description

Default

Access

7:0

Reserved

0x04

LPC:R

Table 7-60 Logical Device 0xF0 Reserved Register

Index Address: 0xF0

Bit #

Description

Default

Access

7:0

Reserved

0

LPC: R