ST & T UPSD3212C - Manual (Page 31)

31/163
uPSD3212A, uPSD3212C, uPSD3212CV
D2 S2SETUP 00
I 2 C (S2)
Setup
D4
D5
D6
D7
D8
D9
DA
DB
DC S2CON CR2 EN1 STA STO ADDR AA CR1 CR0 00
I
2
C Bus
Control Reg
DD S2STA GC Stop Intr TX-Md Bbusy Blost ACK_R SLV 00
I 2 C Bus
Status
DE S2DAT 00
Data Hold
Register
DF S2ADR 00 I
2
C address
E0 ACC 00 Accumulator
E1 USCL 00
8-bit
Prescaler for
USB logic
E6 UDT1 UDT1.7 UDT1.6 UDT1.5 UDT1.4 UDT1.3 UDT1.2 UDT1.1 UDT1.0 00
USB Endpt1
Data Xmit
E7 UDT0 UDT0.7 UDT0.6 UDT0.5 UDT0.4 UDT0.3 UDT0.2 UDT0.1 UDT0.0 00
USB Endpt0
Data Xmit
E8 UISTA SUSPND — RSTF TXD0F RXD0F RXD1F EOPF RESUMF 00
USB Interrupt
Status
E9 UIEN SUSPNDIE RSTE RSTFIE TXD0IE RXD0IE TXD1IE EOPIE RESUMIE 00
USB Interrupt
Enable
EA UCON0 TSEQ0 STALL0 TX0E RX0E TP0SIZ3 TP0SiZ2 TP0SIZ1 TP0SIZ0 00
USB Endpt0
Xmit Control
EB UCON1 TSEQ1 EP12SEL — FRESUM TP1SIZ3 TP1SiZ2 TP1SIZ1 TP1SIZ0 00
USB Endpt1
Xmit Control
EC UCON2 — — — SOUT EP2E EP1E STALL2 STALL1 00
USB Control
Register
ED USTA RSEQ SETUP IN OUT RP0SIZ3 RP0SIZ2 RP0SIZ1 RP0SIZ0 00
USB Endpt0
Status
EE UADR USBEN UADD6 UADD5 UADD4 UADD3 UADD2 UADD1 UADD0 00
USB Address
Register
EF UDR0 UDR0.7 UDR0.6 UDR0.5 UDR0.4 UDR0.3 UDR0.2 UDR0.1 UDR0.0 00
USB Endpt0
Data Recv
F0 B 00 B Register
SFR
Addr
Reg Name
Bit Register Name
Reset
Value
Comments
7 6 5 4 3 2 1 0