ST & T UPSD3212C - Manual (Page 19)

19/163
uPSD3212A, uPSD3212C, uPSD3212CV
Table 5. Logical Instructions
Mnemonic Operation
Addressing Modes
Dir. Ind. Reg. Imm
ANL A, A = A .AND. X X X X
ANL ,A A = .AND. A X
ANL ,#data A = .AND. #data X
ORL A, A = A .OR. X X X X
ORL ,A A = .OR. A X
ORL ,#data A = .OR. #data X
XRL A, A = A .XOR. X X X X
XRL ,A A = .XOR. A X
XRL ,#data A = .XOR. #data X
CRL A A = 00h Accumulator only
CPL A A = .NOT. A Accumulator only
RL A Rotate A Left 1 bit Accumulator only
RLC A Rotate A Left through Carry Accumulator only
RR A Rotate A Right 1 bit Accumulator only
RRC A Rotate A Right through Carry Accumulator only
SWAP A Swap Nibbles in A Accumulator only