FUJITSU FR family 32-bit microcontroller instruction manuel CM71-00101-5E User Manual

Page 98

CHAPTER 7 DETAILED EXECUTION INSTRUCTIONS

7.3

ADD2 (Add 4-bit Immediate Data to Destination Register)

Adds the result of the higher 28 bits of 4-bit immediate data with minus extension to the
word data in "Ri", stores results to "Ri".
The way a "C" flag of this instruction varies is the same as the ADD instruction ; it is
different from that of the SUB instruction.

■

ADD2 (Add 4-bit Immediate Data to Destination Register)

Assembler format:

ADD2 #i4, Ri

Operation:

Ri + extn(i4)

→

Flag change:

N :

Set when the MSB of the operation result is "1", cleared when the MSB is "0".

Z :

Set when the operation result is "0", cleared otherwise.

V :

Set when an overflow has occurred as a result of the operation, cleared otherwise.

C :

Set when a carry has occurred as a result of the operation, cleared otherwise.

Execution cycles:

1 cycle

Instruction format:

Example:

ADD2 #–2, R3

MSB

LSB

9 9 9 9

N Z V C

CCR

0 0 0 0

N Z V C

1 0 0 1

9 9 9 9

9 9 9 7

Instruction bit pattern : 1010 0101 1110 0011

Before execution

After execution