Maxim Integrated MAXQ Family Users Guide: MAXQ8913 Supplement - Manual (Page 64)

MAXQ Family User’s Guide:
MAXQ8913 Supplement
19-2
19.2 Analog-to-Digital Pins and Control Registers
Tables 19-1 and 19-2 list the pins and control registers dedicated to the ADC. Note that all ADC pins are dedicated,
so none of them is multiplexed with GPIO port pins. Addresses for all registers are given as “Mx[yy],” where x is the
module number (from 0 to 15 decimal) and yy is the register index (from 00h to 1Fh hexadecimal). Fields in the bit
definition tables are defined as follows:
• Name: Symbolic names of bits or bit fields in this register.
• Reset: The value of each bit in this register following a standard reset. If this field reads “unchanged,” the given bit
is unaffected by standard reset. If this field reads “s,” the given bit does not have a fixed 0 or 1 reset value because
its value is determined by another internal state or external condition.
• POR: If present this field defines the value of each bit in this register following a power-on reset (as opposed to a
standard reset). Some bits are unaffected by standard resets and are set/cleared by POR only.
• Access: Bits can be read-only (r) or read/write (rw). Any special restrictions or conditions that could apply when
reading or writing this bit are detailed in the bit description.
Table 19-1. ADC Input and Power-Supply Pins
Table 19-2. ADC Control Registers
PIN NAME ADC INTERFACE FUNCTION
E4 AVDD Analog Supply Voltage
B5 AGND Analog Ground
G2 REFA External ADC Voltage Reference
H1 AIN0 Single-Ended Analog Input Channel 0
H3 AIN1 Single-Ended Analog Input Channel 1
B9 AIN2 (OUTA) Single-Ended Analog Input Channel 2
B3 AIN3 (OUTB) Single-Ended Analog Input Channel 3
B1 AIN4 (OUTC) Single-Ended Analog Input Channel 4
D1 AIN5 (OUTD) Single-Ended Analog Input Channel 5
H1, H3 (AIN0, AIN1) Differential Input Channel 0
B9, B3 (AIN2, AIN3) Differential Input Channel 1
B1, D1 (AIN4, AIN5) Differential Input Channel 2
REGISTER ADDRESS FUNCTION
ADST M3[00h]
ADC Status Register. Contains the ADCFG and ADBUF register index selection bits,
conversion start bit, and other status bits for the ADC.
ADADDR M3[01h]
ADC Address Register. Defines the first and last ADCFG registers used in a conversion
sequence as well as the first ADBUF register written in a conversion sequence.
ADCN M3[08h]
ADC Control Register. Controls sample acquisition extend, power-management mode,
single/continuous sequence conversion, interrupt modes, and clock division for the ADC.
ADDATA M3[09h]
ADC Data Register. Acts as a read/write access point to registers ADCFG[0] to ADCFG[7]
and ADBUF[0] to ADBUF[15].
ADCFG[0] ADDATA[10h] ADC Sequence Configuration Register 0
ADCFG[1] ADDATA[11h] ADC Sequence Configuration Register 1
ADCFG[2] ADDATA[12h] ADC Sequence Configuration Register 2
ADCFG[3] ADDATA[13h] ADC Sequence Configuration Register 3
ADCFG[4] ADDATA[14h] ADC Sequence Configuration Register 4
ADCFG[5] ADDATA[15h] ADC Sequence Configuration Register 5
Maxim Integrated