beautypg.com

7 phy management interface (pmi), Phy management interface data register (pmi_data), Phy management interface data register – SMSC LAN9311i User Manual

Page 244: Pmi_data), Access only), Section 14.2.7.1, Datasheet 14.2.7 phy management interface (pmi)

background image

Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface

Datasheet

Revision 1.4 (08-19-08)

244

SMSC LAN9311/LAN9311i

DATASHEET

14.2.7

PHY Management Interface (PMI)

The PMI registers are used (by the EEPROM Loader only) to indirectly access the PHY registers.
Refer to

Section 14.4, "Ethernet PHY Control and Status Registers," on page 287

for additional

information on the PHY registers.

Note:

These registers are only accessible by the EEPROM Loader and NOT by the Host bus. Refer
to

Section 10.2.4, "EEPROM Loader," on page 150

for additional information.

14.2.7.1

PHY Management Interface Data Register (PMI_DATA)

This register is used in conjunction with the

PHY Management Interface Access Register

(PMI_ACCESS)

to perform write operations to the PHYs.

Note:

This register is only accessible by the EEPROM Loader and NOT by the Host bus. Refer to

Section 10.2.4, "EEPROM Loader," on page 150

for additional information.

Offset:

0A4h
EEPROM Loader
Access Only

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31:16

RESERVED

RO

-

15:0

MII Data
This field contains the value written to the PHYs. For a write operation, this
register should be first written with the desired data.

WO

00000000h

This manual is related to the following products: