beautypg.com

Addendum to section 13: 1-wire bus master, Table 20. 1-wire master input and output pins, Table 21. 1-wire interface control registers – Maxim Integrated MAXQ Family Users Guide: MAXQ2000 Supplement User Manual

Page 54: Table 22. 1-wire master register bit functions, Table 23. 1-wire master bit reset values, Table 23. 1-wire master register bit reset values, Maxq family user’s guide: maxq2000 supplement

background image

MAXQ Family User’s Guide:

MAXQ2000 Supplement

ADDENDUM TO SECTION 13: 1-Wire BUS MASTER

The MAXQ2000 provides a 1-Wire Bus Master (68-pin package only) that operates as described in the MAXQ Family User’s Guide.
Tables 20 to 23 show the associated pins and registers for this interface.

PIN NUMBER

1-WIRE MASTER FUNCTION

68-PIN

56-PIN

MULTIPLEXED WITH PORT PIN

1-Wire Master Input—OW_IN

46

P6.3

1-Wire Master Output—OW_OUT

47

P6.4

Table 20. 1-Wire Master Input and Output Pins

REGISTER

ADDRESS

FUNCTION

OWA

M3[13h]

1-Wire Address Register. Selects the 1-Wire register that will be accessible through OWD.

OWD

M3[14h]

1-Wire Data Register. Reading and writing to this register reads and writes to the 1-Wire register, which has
been selected by OWA.

Table 21. 1-Wire Interface Control Registers

OWA[2:0]

REGISTER

R/W

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

000

OWCMD

R/W

OW_IN

FOW

SRA

1WR

001

OWBUF

R/W

Input/Output Buffer (8 Bits)

010

OWIF

R

LOW

SHORT

RSRF

RBF

TEMT*

TBE*

PDR

PD

011

OWIE

R/W

EOWL

EOWSH

ERSF

ERBF

ETMT

ETBE

EPD

100

OWCLK

R/W

CLK_EN

DIV2

DIV1

DIV0

PRE1

PRE0

101

OWCTL

R/W

EOWMI

BIT_CTL

EN_FOW

PPM

LLM

110

reserved

111

reserved

Table 22. 1-Wire Master Register Bit Functions

OWA[2:0]

REGISTER

R/W

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

000

OWCMD

R/W

0

0

0

0

special

0

0

0

001

OWBUF

R/W

0

0

0

0

0

0

0

0

010

OWIF

R

0

0

0

0

1

1

1

0

011

OWIE

R/W

0

0

0

0

0

0

0

0

100

OWCLK

R/W

0

0

0

0

0

0

0

0

101

OWCTL

R/W

0

0

0

0

0

0

0

0

110

reserved

111

reserved

Table 23. 1-Wire Master Register Bit Reset Values

*The behavior of these bits on the MAXQ2000 may differ from their described behavior in the MAXQ Family User's Guide for some device revisions. Refer to
the MAXQ2000 errata for more details (www.maxim-ic.com/errata).

Maxim Integrated

54