Rainbow Electronics LM93 - Manual (Page 74)

16.0 Registers
(Continued)
16.8.18 Register CDh PWM2 Control 2
Register
Address
Read/
Write
Register
Name
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Default
Value
CDh R/W
PWM2
Control 2
OVR_DC PL EPPL INV OVR 00h
Bit Name R/W Description
0 OVR R/W When set, enables manual duty cycle override for
PWM2.
1 INV R/W Invert PWM1 output. When 0, 100% duty cycle
corresponds to the PWM output continuously HIGH.
When 1, 100% duty cycle corresponds to the PWM
output continuously LOW.
2 EPPL R/W Enable PROCHOT PWM2 lock. When set, this bit
causes bound PROCHOT events on PWM2 to trigger
PPL (bit [3]). When cleared, PPL never gets set.
3 PPL R/W PROCHOT PWM2 lock. When set, this bit indicates
that PWM2 is currently being held at 100% because a
bound PROCHOT event occurred while EPPL (bit [2])
was set. This bit is cleared by writing a zero. Clearing
this bit allows the fans to return to normal operation.
This bit is not locked by the LOCK bit in the LM93
Configuration register.
7:4 OVR_DC R/W This field sets the duty cycle that will be used by
PWM2 whenever manual override mode is active.
This field accepts 16 possible values that are mapped
to duty cycles according the table in the Fan Control
section. Whenever this register is read, it returns the
duty cycle that is currently being used by PWM2
regardless of whether override mode is active or not.
The value read may not match the last value written if
another control source is requesting a greater duty
cycle. This field always returns 0h when the PWM2
spin up cycle is active.
LM93
www.national.com 74