beautypg.com

Sundance SMT381 2004 User Manual

Page 5

background image

5.4.1 The Reset Register ..................................................................................45

5.4.2 Firmware Version Register (Read Add 0x000) .........................................45

5.4.3 Temperature Registers (Read Add 0x020, 0x021, 0x028,0x029) .............46

5.4.4 Serial Number Registers (Read Add 0x022 – 0x025 and 0x02A – 0x02D)

.........................................................................................................................46

5.4.5 DAC Clock Source Registers (Write Add 0x801) ......................................47

5.4.6 Clock Synthesizer Setup Register (Write Add 0x800)...............................47

5.4.7 PLL Setup Registers (Write Add 0x802 – 0x809) .....................................48

5.4.8 DAC Setup Registers (Write Add 0x900 – 0x905) ....................................48

6 PCB Layout...........................................................................................................50

6.1 SMT381 PCB View.........................................................................................50

6.2 Assembly Drawings ........................................................................................51

6.3 SMT338-VP Assembly Drawings....................................................................53

6.4 SMT381 PCB View.........................................................................................54

7 General Properties ................................................................................................58

7.1 FPGA Mounted on SMT338-VP......................................................................58

7.2 Design Resource Usage.................................................................................58

7.3 Power Supply .................................................................................................58

7.4 Module Dimensions ........................................................................................59

7.5 FPGA/JTAG Connector ..................................................................................60

8 System Setup........................................................................................................61

8.1 How to connect the SMT381 to SMT338-VP ..................................................61

9 Module Performance.............................................................................................65

9.1 Introduction.....................................................................................................65

9.2 LVDS Data interface.......................................................................................65

9.3 Waveform Memory .........................................................................................66

10 Firmware Building Blocks ....................................................................................70

10.1 Introduction...................................................................................................70

10.2 Clock Synthesizer .........................................................................................70

10.3 DAC serial setup...........................................................................................71

10.4 PLL Configuration.........................................................................................74

11 Test Points ..........................................................................................................77

12 APPENDIX A – Waveform Memory Setup ..........................................................78

12.1 Introduction...................................................................................................78

10.2 System Setup ...............................................................................................78

10.2 Software Setup .............................................................................................78

This manual is related to the following products: