beautypg.com
TABLES
Slave Controller
– Register Description
II-XI
Table 123: Register Latch0 Time Positive Edge (0x09B0:0x09B3 [0x09B0:0x09B7]).......................... 73
Table 124: Register Latch0 Time Negative Edge (0x09B8:0x09BB [0x09B8:0x09BF]) ....................... 73
Table 125: Register Latch1 Time Positive Edge (0x09C0:0x09C3 [0x09C0:0x09C7]) ......................... 74
Table 126: Register Latch1 Time Negative Edge (0x09C8:0x09CB [0x09C8:0x09CF]) ...................... 74
Table 127: Register EtherCAT Buffer Change Event Time (0x09F0:0x09F3) ...................................... 75
Table 128: Register PDI Buffer Start Event Time (0x09F8:0x09FB) ..................................................... 75
Table 129: Register PDI Buffer Change Event Time (0x09FC:0x09FF) ............................................... 75
Table 130: Register Power-On Values ET1200 (0x0E00) .................................................................... 76
Table 131: Register Power-On Values ET1100 (0x0E00:0x0E01) ....................................................... 77
Table 132: Register Product ID (0x0E00:0x0E07) ................................................................................ 78
Table 133: Register Vendor ID (0x0E08:0x0E0F) ................................................................................. 78
Table 134: Register FPGA Update (0x0E00:0x0EFF) .......................................................................... 79
Table 135: Register Digital I/O Output Data (0x0F00:0x0F03) ............................................................. 80
Table 136: Register General Purpose Outputs (0x0F10:0x0F17) ......................................................... 80
Table 137: Register General Purpose Inputs (0x0F18:0x0F1F) ........................................................... 80
Table 138: User RAM (0x0F80:0x0FFF) ............................................................................................... 81
Table 139: Extended ESC Features (Reset values of User RAM) ........................................................ 81
Table 140: Digital I/O Input Data (0x1000:0x1003) ............................................................................... 85
Table 141: Process Data RAM (0x1000:0xFFFF) ................................................................................. 85
