beautypg.com

6 128-pin lqfp pin assigments, 6 128-pin lqfp pin assigments -16, Figure 9-12. 128-pin lqfp pin layout -16 – Cirrus Logic CS4953xx User Manual

Page 104: Cs495xx3, 128 lqfp, Figure 9-12 s hows, The 128-pin lqfp pin layout

background image

128-Pin LQFP Pin Assigments

CS4953xx Hardware User’s Manual

DS732UM10

Copyright 2010 Cirrus Logic, Inc

9-16

9.6 128-Pin LQFP Pin Assigments

Figure 9-12

shows

the 128-Pin LQFP Pin Layout.

Figure 9-12. 128-Pin LQFP Pin Layout

GPIO2, UART_TXD

GPIO1, UART_RXD

GPIO0, UART_CLK

XTO

VDD7

GND7

VDDIO7

XTI

GNDIO7

GNDA

PLL_REF_RES

VDDA (3.3V)

VDD8

GND8

GPIO13, DAI1_DATA2, TM2, DSD2

GPIO14, DAI1_DATA3, TM3, DSD3

DAI1_DATA0, TM0, DSD0

GPIO12, DAI1_DATA1, TM1, DSD1

10

15

20

25

30

GPIO6, SCP2_CS

GPIO38, SCP2_CLK

V

DD6

G

ND6

GPIO10, SCP2_MOSI

GPIO8, SCP2_IRQ

GP

IO

37,

SC

P

1_BSY

V

DDI

O

6

GPIO11, SCP2_MISO / SDA

G

NDI

O

6

GPOI9, SCP1_IRQ

GP

IO

34,

SC

P

1__M

IS

O

/

SD

A

GP

IO

33,

SC

P

1_M

O

S

I

GP

IO

35,

SC

P

1_C

L

K

V

DD5

VDDIO5

G

ND5

G

NDI

O

5

SD

_C

AS

SD

_R

AS

SD_A3, EXT_A3

SD_A2, EXT_A2

SD_A1, EXT_A1

SD_A0, EXT_A0

125

120

115

110

105

SD

_A10,

EXT

_A10

SD_A11, EXT_A11

VDD4

GND4

SD

_C

S

SD_A4, EXT_A4

SD_A5, EXT_A5

SD_A6, EXT_A6

SD_A7, EXT_A7

SD_A8, EXT_A8

SD_CLKEN

SD_A9, EXT_A9

VDDIO4

GNDIO4

SD_CLKOUT

SD_CLKIN

SD_D10, EXT_D10

SD_D11, EXT_D11

SD_D12, EXT_D12

VDD3

GND3

SD_D13, EXT_D13

SD_D14, EXT_D14

SD_D15, EXT_D15

SD_DQM1

S

D

_D

7,

EX

T

_

D

7

S

D

_D

6,

EX

T

_

D

6

VDDIO3

GNDIO3

S

D

_D

5,

EX

T

_

D

5

SD

_

D

QM

0

S

D

_D

4,

EX

T

_

D

4

S

D

_D

3,

EX

T

_

D

3

S

D

_D

2,

EX

T

_

D

2

95

90

85

80

75

70

G

PI

O1

7,

D

A

O1_D

AT

A

3

/

XM

T

A

GPI

O

15,

D

A

O1_

D

AT

A1,

H

S

1

D

A

O1_

D

AT

A0,

H

S

0

DA

O

1

_

L

R

C

L

K

DAI1_LRCLK, DSD5

DA

O

_

MCL

K

GPIO20, DAO2_DATA2, EE_CS

DAI1_SCLK, DSD_CLK

VD

D

1

GN

D

1

DA

O

1

_

S

CL

K

GPI

O

16,

D

A

O1_

D

AT

A2,

H

S

2

GPI

O

23,

D

A

O2_

L

R

C

LK

R

ESET

VD

D

IO1

G

P

IO

2

2

, D

A

O

2

_

S

C

L

K

GN

D

IO1

GPI

O

18,

D

A

O2_

D

AT

A0,

H

S

3

GPI

O

19,

D

A

O2_

D

AT

A1,

H

S

4

VD

D

2

GN

D

2

GPIO26, DAO2_DATA3 / XMTB/UART_TX_EN

VD

D

IO2

GNDIO2

SD

_W

E

SD_D0, EXT_D0

SD_D1, EXT_D1

40

45

50

55

60

SD_D8, EXT_D8

SD_D9, EXT_D9

SD_A12, EXT_A12

SD

_BA1

, EXT

_A14

SD

_BA0

, EXT

_A13

GPIO7, SCP1_CS, IOWAIT

VDDIO8

GNDIO8

EXT

_A1

5

EXT

_A1

6

EXT

_A1

7

EXT

_A1

8

EXT

_A1

9

EXT

_C

S1

EXT

_OE

EXT_WE

GPIO3, DDAC

T

EST

DBDA

DBCK

XTAL_OUT

GPIO43, BDI_CLK, DAI2_SCLK

GPIO42, BDI_REQ , DAI2_LRCLK

DAI1_DATA4, BDI_DATA, DAI2_DATA, DSD4

CS495xx3

128 LQFP

5

35

EXT_CS2

1

65

100