beautypg.com

4 abort/reset switch, 5 on-board connectors and headers, 1 j19, front panel asynchronous serial port – Motorola CPCI-6115 User Manual

Page 54: Abort/reset switch, On-board connectors and headers, J19, front panel asynchronous serial port, Table 3-2, Com1 pin assignments, j19

background image

CPCI-6115 CompactPCI Single Board Computer Installation and Use (6806800A68D)

Controls, LEDs, and Connectors

ABORT/Reset Switch

52

3.4

ABORT/Reset Switch

The CPCI-6115 contains a single push button switch that provides both ABORT and RESET
functions. When the switch is depressed for less than 3 seconds, an ABORT interrupt is
generated to the processor. If the switch is held for more than 3 seconds, a board hard reset is
generated.

3.5

On-Board Connectors and Headers

The CPCI-6115 CPU board provides the on-board connectors and jumper headers listed in the
next table. Use the links in the Location column to go to the description and pin assignment for
each connector.

3.5.1

J19, Front Panel Asynchronous Serial Port

An RJ-45 receptacle is located on the front panel of the CPCI-6115 CPU board to provide the
interface to the COM1 serial port. This port is configured as DTE. The pin assignments for this
connector are as follows:

Connector/Header

Location

CPCI-6115 CompactPCI Connectors ( J1/J2 )

Table 3-4 on page 54

CPCI-6115 CompactPCI User I/O Connector (J3)

Table 3-5 on page 54

CPCI-6115 CompactPCI Connector (J4)

N/A

CPCI-6115 CompactPCI User I/O Connector (J5)

Table 3-7 on page 57

CPCI-6115 PCI Mezzanine Card (PMC) Connectors (J11/J21)

Table 3-8 on page 59

CPCI-6115 PCI Mezzanine Card (PMC) Connectors (J12/J22)

Table 3-9 on page 60

CPCI-6115 PCI Mezzanine Card (PMC) Connectors (J13/J23)

Table 3-10 on page 61

CPCI-6115 PCI Mezzanine Card (PMC) Connectors (J14/J24)

Table 3-11 on page 62

Boundary Scan JTAG Header (J16)

Table 3-12 on page 63

CPCI-6115 Riscwatch Header (J17)

Table 3-13 on page 63

Standalone Operation Select Header (J9)

Table 3-14 on page 64

CPCI-6115 Flash Boot Bank Select Header (J10)

Table 3-15 on page 64

Safe Start Header (J20)

Table 3-16 on page 65

Bus Mode Select Header (J6)

Table 3-17 on page 65

SROM Init Enable Header (J25)

Table 3-18 on page 65

Flash Bank A Write Protect Header (J99)

Table 3-19 on page 66

+/-12 V Present Header (J15)

Table 3-20 on page 66

Table 3-2 COM1 Pin Assignments, J19

Pin #

Signal

Direction

1

DCD

INPUT