beautypg.com

Tsp status register – FUJITSU MB86617A User Manual

Page 51

background image

LSI S pecification

MB86617A

Rev.1.0

Fujitsu VLSI

46

7.14. TSP Status Register

TSP status register indicates status of TSP -IC I/F.

AD

R/W

Bit

15

Bit

14

Bit

13

Bit

12

Bit

11

Bit

10

Bit

9

Bit

8

Bit

7

Bit

6

Bit

5

Bit

4

Bit

3

Bit

2

Bit

1

Bit

0

32h

R

CG

chg-B

TS

chg-B

no

47h-B

TSP

FIFOf

ull-B

TSP

FIFO

emp-B

Tx-len

gth-err-

B

-

-

CG

chg-A

TS

chg-A

no

47h-A

TSP

FIFO
full-A

TSP

FIFO

emp-A

Tx-len

gth-err-

A

-

-

Initial Value

‘0’

‘0’

‘0’

‘0’

‘1’

‘0’

‘0’

‘0’

‘0’

‘0’

‘0’

‘0’

‘1’

‘0’

‘0’

‘0’

BIT

Bit Name

Action

Value

Function

0

Indicates that CGMS information input from port B of TSP IC I/F is not changed.

15

CG chg-B

Read

1

Indicates that CGMS information corresponding to TSCH classification ID of same
type input from port B of TSP IC I/F is changed.
Clears to ‘0’ by lead of this register.

0

Indicates that TS classification ID input from port B of TSP IC I/F is not changed.

14

TS chg-B

Read

1

Indicates that TSCH classification ID input from port B of TSP IC I/F is not
consistent with TSCH classification ID (10h- bit12 to 7 set TS-ID- A or 12h- bit12 to
7 set TS-ID-B) to be stored to FIFO.
Clears to ‘0’ by lead of this register.

0

Indicates that synchronization byte of received MPEG2-TS input from CP -IC by
bridge-Bch is 47h

13

no 47h-B

Read

1

Indicates that synchronization byte of received MPEG2 -TS input from CP -IC by
bridge-Bch is not 47h
Clears to ‘0’ by lead of this register.

0

Indicates that FIFO on TSP IC I/F side of bridge-Bch is not full.

12

TSP FIFO

full-B

Read

1

Indicates that FIFO on TSP IC I/F side of bridge-Bch is full.

0

Indicates that FIFO on TSP IC I/F side of bridge-Bch is not empty.

11

TSP FIFO

emp-B

Read

1

Indicates that FIFO on TSP IC I/F side of bridge -Bch is empty.

0

Indicates that transmit data length input from TSP IC I/F is normal.

10

T x-length-err -

B

Read

1

Indicates that transmit data length input from TSP IC I/F is not consistent with
specified format data length.
Deletes transmit data without writing into FIFO.
Clears to ‘0’ by lead of this register.