beautypg.com

FUJITSU MB86617A User Manual

Page 3

background image

LSI Specification

MB86617A

Rev.1.0

Fujitsu VLSI

iii

7.3. I

NSTRUCTION FETCH

R

EGISTER

........................................................................................................................................................... 31

7.4.

INTERRUPT

-

FACTOR

I

NDICATE

R

EGISTER

/

INTERRUPT

-

MASK

S

ETTING

R

EGISTER

........................................................................ 32

7.5. R

ECEIVE

A

CKNOWLEDGE

I

NDICATE

R

EGISTER

................................................................................................................................. 33

7.6. A-

BUFFER

D

ATA

P

ORT

R

ECEIVE

/T

RANSMIT

...................................................................................................................................... 34

7.7. TSP T

RANSMIT

I

NFORMATION

S

ETTING

R

EGISTER

[A]

................................................................................................................... 35

7.8. TSP T

RANSMIT

I

NFORMATION

S

ETTING

R

EGISTER

[B]

................................................................................................................... 37

7.9. T

RANSMIT

O

FFSET

S

ETTING

R

EGISTER

[A]

....................................................................................................................................... 39

7.10. T

RANSMIT

O

FFSET

S

ETTING

R

EGISTER

[B]

..................................................................................................................................... 40

7.11. TSP R

ECEIVE

I

NFORMATION

S

ETTING

R

EGISTER

........................................................................................................................... 41

7.12. R

ECEIVE

DSS P

ACKET

H

EADER

I

NDICATE

R

EGISTER

[A]/T

RANSMIT

DSS P

ACKET

H

EADER

S

ETTING

R

EGISTER

[A]

....... 44

7.13. R

ECE IVE

DSS P

ACKET

H

EADER

I

NDICATE

R

EGISTER

[B]/T

RANSMIT

DSS P

ACKET

H

EADER

S

ETTING

R

EGISTER

[B]

........ 45

7.14. TSP S

TATUS

R

EGISTER

....................................................................................................................................................................... 46

7.15. D

ATA

B

RIDGE

T

RANSMIT

I

NFORMATION

S

ETTING

R

EGISTER

1 [A]

............................................................................................. 48

7.16. D

ATA

B

RIDGE

T

RANSMIT

I

NFORMATION

S

ETTING

R

EGISTER

2 [A]

............................................................................................. 49

7.17. D

ATA

B

RIDGE

T

RANSMIT

I

NFORMATION

S

ETTING

R

EGISTER

3 [B]

............................................................................................. 50

7.18. D

ATA

B

RIDGE

T

RANSMIT

I

NFORMATION

S

ETTING

R

EGISTER

4 [B]

............................................................................................. 51

7.19. D

ATA

B

RIDGE

R

ECEIVE

I

NFORMATION

S

ETTING

R

EGISTER

.......................................................................................................... 52

7.20. T

RANSMIT

P

ACKET

L

INK

/S

PLIT

S

ETTING

R

EGISTER

...................................................................................................................... 53

7.21. L

ATE

P

ACKET

D

ECISION

R

ANGE

S

ETTING

R

EGISTER

[A]

.............................................................................................................. 55

7.22. L

ATE

P

ACKET

D

ECISION

R

ANGE

S

ETTING

R

EGISTER

[B]

.............................................................................................................. 56

7.23. R

ECEIVE

I

SOCHRONOUS

P

ACKET

H

EADER

I

NDICATE

R

EGISTER

1 [A]

........................................................................................ 57

7.24. R

ECEIVE

I

SOC HRONOUS

P

ACKET

H

EADER

I

NDICATE

R

EGISTER

2 [A]

........................................................................................ 58

7.25. R

ECEIVE

I

SOCHRONOUS

P

ACKET

H

EADER

I

NDICATE

R

EGISTER

3 [B]

......................................................................................... 59

7.26. R

ECEIVE

I

SOCHRONOUS

P

ACKET

H

EADER

I

NDICATE

R

EGISTER

4 [B]

......................................................................................... 60

7.27. FIFO R

ESET

S

ETTING

R

EGISTER

....................................................................................................................................................... 61

7.28. D

ATA

B

RIDGE

T

RANSMIT

/R

ECEIVE

S

TATUS

R

EGISTER

[A]

........................................................................................................... 62

7.29. D

ATA

B

RIDGE

T

RANSMIT

/R

ECEIVE

S

TATUS

R

EGISTER

[B]

........................................................................................................... 65

7.30. I

SOCHRONOUS

C

HANNEL

M

ONITOR

R

EGISTER

............................................................................................................................... 68

7.31. C

YCLE

-

TIMER

-

MONITOR

I

NDICATE

R

EGISTER

................................................................................................................................. 69