beautypg.com

User i/os, 33 mhz system ace controller oscillator, Gtp clocks – Xilinx Virtex-5 FPGA ML561 User Manual

Page 29: General-purpose headers, Dip switch

User i/os, 33 mhz system ace controller oscillator, Gtp clocks | General-purpose headers, Dip switch | Xilinx Virtex-5 FPGA ML561 User Manual | Page 29 / 140 User i/os, 33 mhz system ace controller oscillator, Gtp clocks | General-purpose headers, Dip switch | Xilinx Virtex-5 FPGA ML561 User Manual | Page 29 / 140
See also other documents in the category Xilinx Hardware: