Altera Stratix III Development Board User Manual
Page 7
Chapter 1: Overview
1–3
General Description
May 2013
Altera Corporation
Stratix III 3SL150 Development Board
Reference Manual
■
On-board clocking circuitry
■
Two clock oscillators to support Stratix III device user logic
■
125 MHz
■
50 MHz
■
SMA connector for external clock input and output
■
General user and configuration interfaces
■
LEDs/displays:
■
Eight user LEDs
■
One configuration-done LED
■
One transmit/receive LED (TX/RX) per HSMC interface
■
One HSMC-present LED per HSMC interface
■
Six Ethernet LEDs
■
User Quad 7-segment display
■
Power consumption display
■
Push-buttons:
■
User reset push-button (CPU reset)
■
Four general user push-buttons
■
System reset push-button (user configuration)
■
One factory push-button switch (factory configuration)
■
DIP switches:
■
MAX II control DIP switch
■
Eight user DIP switches
■
Speaker header
■
Displays
■
128 × 64 graphics LCD
■
16 × 2 line character LCD
■
Power supply
■
14-V – 20-V DC input
■
On-board power measurement circuitry
■
Up to 20 W per HSMC interface
■
Mechanical
■
7 in. × 8.25 in. board
■
Bench-top design
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)