Board components, Introduction, Chapter 2. board components – Altera Arria V GX Starter Board User Manual
Page 9: Introduction –1
![background image](https://www.manualsdir.com/files/763811/content/doc009.png)
November 2013
Altera Corporation
Arria V GX Starter Board
Reference Manual
2. Board Components
Introduction
This chapter introduces the major components on the Arria V GX starter board.
illustrates the component locations and
provides a brief
description of all component features of the board.
1
A complete set of schematics, a physical layout database, and GERBER files for the
development board reside in the Arria V GX starter kit documents directory.
f
For information about powering up the board and installing the demonstration
software, refer to the
.
This chapter consists of the following sections:
■
■
“Featured Device: Arria V GX FPGA” on page 2–5
■
“MAX V CPLD 5M2210 System Controller” on page 2–7
■
“FPGA Configuration” on page 2–12
■
“Clock Circuitry” on page 2–20
■
“General User Input/Output” on page 2–23
■
“Components and Interfaces” on page 2–27
■
■
■
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)