Altera SDI II MegaCore - Manual (Page 9)

Figure 2-2: Implementation of HD-SDI Dual Link to 3G-SDI (Level B) Conversion
The figure shows a block diagram of HD-SDI dual link to 3G-SDI (level B) conversion.
Transceiver
HD Link A
Protocol FIFO
rxdataA rxdataA rdreq
Transceiver
HD Link B
Protocol FIFO
rxdataB rxdataB
rdreq
Divide
Clock
rx_clkin_smpte372
(148.5 MHz or 148.35 MHz)
rx_dataout[19:0]
rdclk_3gb_div2 =
1H1L1H1L
xcvr_refclk (74.25 MHz or 74.175 MHz)
rx_clkout
(74.25 MHz or 74.175 MHz)
rx_clkout_b
(74.25 MHz or 74.175 MHz)
Sync Stream
HD Dual-Link Receiver
Y1 Y1 Y1 Y1
C1 C1 C1 C1
Y2 Y2 Y2 Y2
C2 C2 C2 C2
rx_clkout
rxdataA[19:10]
rxdataA[9:0]
rx_clkout_b
rxdataB[19:10]
rxdataB[9:0]
rx_clkin_smpte372
rdclk_3gb_div2
rx_dataout[19:10]
rx_dataout[9:0]
C1 C1 C1 C1 Y1 Y1 Y1 Y1
C2 C2 C2 C2 Y2 Y2 Y2 Y2
3G-SDI (Level B) to HD-SDI Dual Link Conversion
To interface between 3-Gbps single link receiver and HD-SDI dual link transmitter equipment, perform a
3G-SDI (level B) to HD-SDI dual link conversion. This conversion takes a single 3G-SDI signal and
separates the signal into two 1.485 Gbps signals, which can either be a dual link 1080p signal or two
separate co-timed HD data streams.
2-4 3G-SDI (Level B) to HD-SDI Dual Link Conversion
UG-01125
2015.05.04
Altera Corporation SDI II IP Core Overview
Send Feedback