beautypg.com

Rockwell Automation 1746-HSCE,D17466.5 High-Speed Counter Module User Manual

Page 98

background image

Publication 1746-UM006B-EN-P - August 2005

4-38 Configuration and Programming

I:e.0 Bit 2 - Zero Rate Period Count

The module sets this bit to 1 whenever the Rate Period Count is found
to be zero over a Rate Period.

The bit is cleared to 0:

any time a non-zero count is obtained

when there is a Rate Period Count overflow

upon the 0 to 1 transition of the Function Control bit

This bit is updated after every Rate Period.

I:e.0 Bit 3 - Rate Valid

The module sets this bit to 1 when the Rate Measurement and Rate
Period Count inputs have valid values that do not cause any
overflows. The bit is updated after every Rate Period. This bit is
cleared upon the 0 to 1 transition of the Function Control bit.

Zero Rate Period Count (bit 2)

Cause

0

Non-zero count is obtained, rate period overflow,
or, counter function has been enabled

1

Rate period count is zero over a rate period

Rate Valid (bit 3)

Condition

0

Rate Measurement and Rate Period Count inputs
do not have meaningful data

1

Rate Measurement and Rate Period Count inputs
have valid values that do not cause any overflows