Altera Stratix II GX PCI Express Development Board User Manual
Page 67
Altera Corporation
Reference Manual
2–57
August 2006
Stratix II GX PCI Express Development Board
Board Components & Interfaces
1.8 V
FPGA DDR2 I/O
FPGA QDRII I/O
SDRAM VDD 333 MHz
SDRAM VDDQ 333 MHz x72
SRAM 300 MHz
SRAM 300 MHz x36
512 Mb flash
EPM570 CPLD
Total
2.5 V
FPGA HSMC A (LVDS)
FPGA HSMC B (LVDS)
GigE PHY VDDO/H/X
GigE PHY AVDD
Total
3.3 V
FPGA –VCCPD
Oscillator – Marvel GigE ref
Oscillator – PCIe ref
Oscillator – XAUI ref
Oscillator – SONET ref
Clock driver – LVDS buffer
3.3 V-to-SFP module
3.3 V-to-SFP module
3.3 V-to-HMC A
3.3 V-to-HMC B
Linear regulator inputs
Total
5.0 V
FPGA – VCCA (XCVR Analog)
Linear regulator inputs
Total
12 V
12 V-to-card
12 V-to-card
Cooling fan
Switching regulator inputs
Table 2–36. Power by Rail (Part 2 of 2)
Power Rail
Interface Name
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)