Altera Stratix II GX PCI Express Development Board User Manual
Page 60
![background image](https://www.manualsdir.com/files/763835/content/doc060.png)
2–50
Reference Manual
Altera Corporation
Stratix II GX PCI Express Development Board
August 2006
Off-Chip Memory
qdrii_cq_n
B15
qdrii_cq_p
C15
qdrii_d[0]
M24
qdrii_d[1]
K25
qdrii_d[10]
J25
qdrii_d[11]
F24
qdrii_d[12]
A23
qdrii_d[13]
D25
qdrii_d[14]
C25
qdrii_d[15]
N25
qdrii_d[16]
N26
qdrii_d[17]
B27
qdrii_d[18]
H27
qdrii_d[19]
H28
qdrii_d[2]
G25
qdrii_d[20]
A33
qdrii_d[21]
G31
qdrii_d[22]
A32
qdrii_d[23]
A30
qdrii_d[24]
B30
qdrii_d[25]
D28
qdrii_d[26]
B28
qdrii_d[27]
K27
qdrii_d[28]
M28
qdrii_d[29]
F30
qdrii_d[3]
C22
qdrii_d[30]
A31
qdrii_d[31]
C30
qdrii_d[32]
A36
qdrii_d[33]
B36
qdrii_d[34]
B37
qdrii_d[35]
F27
qdrii_d[4]
C23
qdrii_d[5]
D24
Table 2–32. QDRII SRAM Pin-Out (Part 2 of 4)
Schematic Signal Name
Stratix II GX Pin Number
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)