Status and channel activity leds, Status and channel activity leds -21 – Altera Stratix II GX PCI Express Development Board User Manual
Page 30
2–20
Reference Manual
Altera Corporation
Stratix II GX PCI Express Development Board
August 2006
Configuration Schemes and Status LEDs
Status and Channel Activity LEDs
The board provides status and channel activity LEDs, which indicate
successful configuration, power-on status, connection to expansion
connectors, etc.
list board status and channel activity
LEDs.
Table 2–11. Status LEDs
Board Reference Number
Indicates
D1
HSMC A detected
D2
HSMC B detected
D8
Successful configuration
D19
Power-on
D20
Gigabit Ethernet 10 Mb link
D21
Gigabit Ethernet 100 Mb link
D22
Gigabit Ethernet 1000 Mb link
Table 2–12. Channel Activity LEDs
Board Reference Number
Indicates
D3
HSMC A TX
D4
HSMC A RX
D5
HSMC B TX
D6
HSMC B RX
D17
Ethernet RX
D18
Ethernet TX
D23
SFP A RX
D24
SFP A TX
D25
SFP B RX
D26
SFP B TX
D27
PCI Express x1
D28
PCI Express x2
D29
PCI Express x3
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)