Altera Stratix II GX PCI Express Development Board User Manual
Page 56
2–46
Reference Manual
Altera Corporation
Stratix II GX PCI Express Development Board
August 2006
Off-Chip Memory
ddr2_dq[11]
AW12
ddr2_dq[12]
AN13
ddr2_dq[13]
AT13
ddr2_dq[14]
AN12
ddr2_dq[15]
AU13
ddr2_dq[16]
AW13
ddr2_dq[17]
AN14
ddr2_dq[18]
AV13
ddr2_dq[19]
AP14
ddr2_dq[2]
AP10
ddr2_dq[20]
AT15
ddr2_dq[21]
AR15
ddr2_dq[22]
AW14
ddr2_dq[23]
AW15
ddr2_dq[24]
AN16
ddr2_dq[25]
AN15
ddr2_dq[26]
AU16
ddr2_dq[27]
AT16
ddr2_dq[28]
AN17
ddr2_dq[29]
AW16
ddr2_dq[3]
AW9
ddr2_dq[30]
AV16
ddr2_dq[31]
AP17
ddr2_dq[32]
AW18
ddr2_dq[33]
AT18
ddr2_dq[34]
AW17
ddr2_dq[35]
AR18
ddr2_dq[36]
AN18
ddr2_dq[37]
AT19
ddr2_dq[38]
AU19
ddr2_dq[39]
AN19
ddr2_dq[4]
AV10
ddr2_dq[40]
AP23
ddr2_dq[41]
AW23
ddr2_dq[42]
AW24
ddr2_dq[43]
AV24
Table 2–30. DDR2 SRAM Pin-Out (Part 3 of 5)
Schematic Signal Name
Stratix II GX Device Pin Number
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)