Altera Stratix II GX PCI Express Development Board User Manual
Page 44
2–34
Reference Manual
Altera Corporation
Stratix II GX PCI Express Development Board
August 2006
Standard Communication Ports
lists the SFP A and B pin-out and corresponding Stratix II GX
pin number.
Table 2–25. SFP A and B Pin-Out
Schematic Signal Name
Stratix II GX Pin Number
sfp_refclk_cn
P8
sfp_refclk_cp
P7
sfpa_led_rx
L16
sfpa_led_tx
K15
sfpa_los
H16
sfpa_mod0_prsntn
D11
sfpa_mod1_scl
N15
sfpa_mod2_sda
G11
sfpa_ratesel
J21
sfpa_rx_n0
N2
sfpa_rx_p0
N1
sfpa_tx_n0
N5
sfpa_tx_p0
N4
sfpa_txdisable
F10
sfpa_txfault
C9
sfpb_led_rx
L15
sfpb_led_tx
H18
sfpb_los
M16
sfpb_mod0_prsntn
P18
sfpb_mod1_scl
N18
sfpb_mod2_sda
N17
sfpb_ratesel
K18
sfpb_rx_n0
R2
sfpb_rx_p0
R1
sfpb_tx_n0
R5
sfpb_tx_p0
R4
sfpb_txdisable
C12
sfpb_txfault
J18
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)