Altera Stratix II GX PCI Express Development Board User Manual
Page 57
Altera Corporation
Reference Manual
2–47
August 2006
Stratix II GX PCI Express Development Board
Board Components & Interfaces
ddr2_dq[44]
AT24
ddr2_dq[45]
AP24
ddr2_dq[46]
AW25
ddr2_dq[47]
AV25
ddr2_dq[48]
AP25
ddr2_dq[49]
AR25
ddr2_dq[5]
AU10
ddr2_dq[50]
AU26
ddr2_dq[51]
AW26
ddr2_dq[52]
AU27
ddr2_dq[53]
AW27
ddr2_dq[54]
AW28
ddr2_dq[55]
AT27
ddr2_dq[56]
AT28
ddr2_dq[57]
AW29
ddr2_dq[58]
AR28
ddr2_dq[59]
AT29
ddr2_dq[6]
AN11
ddr2_dq[60]
AU30
ddr2_dq[61]
AW30
ddr2_dq[62]
AW31
ddr2_dq[63]
AU31
ddr2_dq[64]
AW32
ddr2_dq[65]
AU32
ddr2_dq[66]
AU33
ddr2_dq[67]
AW34
ddr2_dq[68]
AW35
ddr2_dq[69]
AV34
ddr2_dq[7]
AW10
ddr2_dq[70]
AV37
ddr2_dq[71]
AW37
ddr2_dq[8]
AT12
ddr2_dq[9]
AW11
ddr2_dqs[0]
AT9
Table 2–30. DDR2 SRAM Pin-Out (Part 4 of 5)
Schematic Signal Name
Stratix II GX Device Pin Number
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)