Altera Stratix II GX PCI Express Development Board User Manual
Page 63
![background image](https://www.manualsdir.com/files/763835/content/doc063.png)
Altera Corporation
Reference Manual
2–53
August 2006
Stratix II GX PCI Express Development Board
Board Components & Interfaces
lists flash memory pin-out and corresponding Stratix II GX
pin-out.
Table 2–34. Flash Memory Pin-Out
Schematic Signal Name
Stratix II GX Pin Number
flash_a[0]
AG15
flash_a[1]
AM21
flash_a[10]
AG18
flash_a[11]
AF21
flash_a[12]
AL18
flash_a[13]
AG25
flash_a[14]
AV15
flash_a[15]
AP27
flash_a[16]
AH26
flash_a[17]
AK16
flash_a[18]
AN27
flash_a[19]
AG26
flash_a[2]
AU21
flash_a[20]
AM16
flash_a[21]
AK24
flash_a[22]
AM27
flash_a[23]
AG22
flash_a[24]
AN29
flash_a[3]
AU14
flash_a[4]
AJ15
flash_a[5]
AV12
flash_a[6]
AU25
flash_a[7]
AK15
flash_a[8]
AL25
flash_a[9]
AT23
flash_byten
H25
flash_cen
C20
flash_d[0]
D20
flash_d[1]
D29
flash_d[10]
B18
flash_d[11]
L25
flash_d[12]
B10
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)