User leds (d9 through d16), Configuration dip switch (s6) – Altera Stratix II GX PCI Express Development Board User Manual
Page 33
![background image](https://www.manualsdir.com/files/763835/content/doc033.png)
Altera Corporation
Reference Manual
2–23
August 2006
Stratix II GX PCI Express Development Board
Board Components & Interfaces
User LEDs (D9 Through D16)
The board provides eight user-defined LEDs. A logic 0 driven to an LED
turns it off; a logic 1 driven to an LED turns it on.
Table 2–15
lists the schematic signal name and the corresponding
Stratix II GX device’s pin number.
Configuration DIP Switch (S6)
The configuration DIP switch is used to set up specific board functions,
such as FPGA bootstrap settings, JTAG chain bypassing, or configuration
setup. In the open position, the selected signal is driven to logic 0. In the
closed position, the selected signal is driven to a logic 1.
Table 2–15. User-Defined LED Pin-Out
Board Reference
Schematic Signal Name
Stratix II GX Device
Pin Number
D9
USER_LED0
AR33
D10
USER_LED1
AP30
D11
USER_LED2
AT32
D12
USER_LED3
AP31
D13
USER_LED4
AU34
D14
USER_LED5
AT33
D15
USER_LED6
AN31
D16
USER_LED7
AT31
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)