beautypg.com

Altera Stratix V Advanced Systems Development Board User Manual

Page 46

background image

2–36

Chapter 2: Board Components

Components and Interfaces

Stratix V Advanced Systems Development Board

January 2014

Altera Corporation

Reference Manual

G9

FMC_LA_RX_P0

LVDS

(adjustable

VCCIO, 2.5 V

default)

J10

LVDS receive or single-ended data bus

C10

FMC_LA_RX_P1

T12

LVDS receive or single-ended data bus

G12

FMC_LA_RX_P2

H9

LVDS receive or single-ended data bus

C14

FMC_LA_RX_P3

V10

LVDS receive or single-ended data bus

G15

FMC_LA_RX_P4

G10

LVDS receive or single-ended data bus

C18

FMC_LA_RX_P5

V12

LVDS receive or single-ended data bus

G18

FMC_LA_RX_P6

G8

LVDS receive or single-ended data bus

C22

FMC_LA_RX_P7

P13

LVDS receive or single-ended data bus

G21

FMC_LA_RX_P8

E8

LVDS receive or single-ended data bus

G24

FMC_LA_RX_P9

D12

LVDS receive or single-ended data bus

G27

FMC_LA_RX_P10

B11

LVDS receive or single-ended data bus

C26

FMC_LA_RX_P11

P14

LVDS receive or single-ended data bus

G30

FMC_LA_RX_P12

G11

LVDS receive or single-ended data bus

G33

FMC_LA_RX_P13

K11

LVDS receive or single-ended data bus

G36

FMC_LA_RX_P14

U9

LVDS receive or single-ended data bus

H8

FMC_LA_TX_N0

LVDS

(adjustable

VCCIO, 2.5 V

default)

E9

LVDS transmit or single-ended data bus

H11

FMC_LA_TX_N1

C10

LVDS transmit or single-ended data bus

D12

FMC_LA_TX_N2

J12

LVDS transmit or single-ended data bus

H14

FMC_LA_TX_N3

C9

LVDS transmit or single-ended data bus

D15

FMC_LA_TX_N4

J9

LVDS transmit or single-ended data bus

H17

FMC_LA_TX_N5

A7

LVDS transmit or single-ended data bus

D18

FMC_LA_TX_N6

K9

LVDS transmit or single-ended data bus

H20

FMC_LA_TX_N7

R10

LVDS transmit or single-ended data bus

D21

FMC_LA_TX_N8

L12

LVDS transmit or single-ended data bus

H23

FMC_LA_TX_N9

E11

LVDS transmit or single-ended data bus

H26

FMC_LA_TX_N10

H11

LVDS transmit or single-ended data bus

D24

FMC_LA_TX_N11

N8

LVDS transmit or single-ended data bus

H29

FMC_LA_TX_N12

U11

LVDS transmit or single-ended data bus

D27

FMC_LA_TX_N13

M11

LVDS transmit or single-ended data bus

H32

FMC_LA_TX_N14

R12

LVDS transmit or single-ended data bus

H35

FMC_LA_TX_N15

R13

LVDS transmit or single-ended data bus

H38

FMC_LA_TX_N16

T14

LVDS transmit or single-ended data bus

Table 2–21. FMC Port Pin Assignments, Schematic Signal Names, and Functions (Part 4 of 5)

Board

Reference

(J8)

Schematic Signal

Name

I/O Standard

Stratix V GX FPGA1

Device Pin Number

Description