Disable_natural_bus_naming, Usage, Options – Altera Quartus II Scripting User Manual
Page 298: Description, Example, Disable_natural_bus_naming –168
3–168
Chapter 3: Tcl Packages & Commands
misc
Quartus II Scripting Reference Manual
© July 2013
Altera Corporation
disable_natural_bus_naming
Usage
disable_natural_bus_naming
Options
None
Description
Disables natural bus naming.
You may choose to disable natural bus naming to string match patterns such as "in\[024\]". In this
example, you are string matching the names "in0", "in2", and "in4".
Note that if you disable natural bus naming, then square brackets must be escaped twice (\\\[ or \\\]) so
that the strings are interpreted as bus names during a string match, such as:
set bus_name "address\[0\]" string match [escape_brackets $bus_name]
$bus_name
The "escape_brackets" command escapes "address\[0\]" into "address\\\[0\\\]".
To enable natural bus naming again, type "enable_natural_bus_naming".
For more information about natural bus naming, type "enable_natural_bus_naming -h".
Example
# Disables natural bus naming
disable_natural_bus_naming
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)