Get_max_delay_value, Usage, Options – Altera Quartus II Scripting User Manual
Page 148: Description, Example, Get_max_delay_value –18

3–18
Chapter 3: Tcl Packages & Commands
advanced_timing
Quartus II Scripting Reference Manual
© July 2013
Altera Corporation
get_max_delay_value
Usage
get_max_delay_value
Options
None
Description
Returns the value that designates a maximum delay.
Arguments: NONE
Example
load_package advanced_timing
project_open
create_timing_netlist
create_p2p_delays
foreach_in_collection node [get_timing_nodes -type all] {
set node_name [get_timing_node_info -info name $node]
set delays_from_keeper [get_delays_from_keepers $node]
puts "node $node_name has delays from keepers:"
foreach delay $delays_from_keeper {
set src_name [get_timing_node_info -info name [lindex $delay 0]]
set longest [lindex $delay 1]
set shortest [lindex $delay 2]
if {$longest == [get_max_delay_value] || $shortest == \
[get_max_delay_value]} {
puts "Node $node_name has maximum delay values"
}
}
}
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)